{"id":211867,"date":"2024-10-19T13:42:32","date_gmt":"2024-10-19T13:42:32","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-802-3cb-2018\/"},"modified":"2024-10-25T06:31:13","modified_gmt":"2024-10-25T06:31:13","slug":"ieee-802-3cb-2018","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-802-3cb-2018\/","title":{"rendered":"IEEE 802.3cb 2018"},"content":{"rendered":"

Amendment Standard – Active. Ethernet Media Access Control (MAC) parameters, Physical Layer specifications, and management objects for the serial transfer of Ethernet format frames at 2.5 Gb\/s and 5 Gb\/s over electrical backplanes are defined in this amendment to IEEE Std 802.3-2018. (The PDF of this standard is available at no cost compliments of the IEEE GET Program https:\/\/ieeexplore.ieee.org\/browse\/standards\/get-program\/page)<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nIEEE Std 802.3cb\u2122-2018 front cover <\/td>\n<\/tr>\n
2<\/td>\nTitle page <\/td>\n<\/tr>\n
4<\/td>\nImportant Notices and Disclaimers Concerning IEEE Standards Documents <\/td>\n<\/tr>\n
10<\/td>\nIntroduction <\/td>\n<\/tr>\n
24<\/td>\n1. Introduction
1.3 Normative references
1.4 Definitions <\/td>\n<\/tr>\n
25<\/td>\n1.5 Abbreviations <\/td>\n<\/tr>\n
26<\/td>\n30. Management
30.3 Layer management for DTEs
30.3.2 PHY device managed object class
30.3.2.1 PHY device attributes
30.3.2.1.2 aPhyType
30.3.2.1.3 aPhyTypeList
30.3.2.1.5 aSymbolErrorDuringCarrier <\/td>\n<\/tr>\n
27<\/td>\n30.5 Layer management for medium attachment units (MAUs)
30.5.1 MAU managed object class
30.5.1.1 MAU attributes
30.5.1.1.2 aMAUType
30.6 Management for link Auto-Negotiation
30.6.1 Auto-Negotiation managed object class
30.6.1.1 Auto-Negotiation attributes
30.6.1.1.5 aAutoNegLocalTechnologyAbility <\/td>\n<\/tr>\n
28<\/td>\n45. Management Data Input\/Output (MDIO) Interface
45.2 MDIO Interface Registers
45.2.1 PMA\/PMD registers
45.2.1.1 PMA\/PMD control 1 register (Register 1.0)
45.2.1.1.5 PMA local loopback (1.0.0)
45.2.1.6 PMA\/PMD control 2 register (Register 1.7) <\/td>\n<\/tr>\n
29<\/td>\n45.2.1.7 PMA\/PMD status 2 register (Register 1.8)
45.2.1.7.4 Transmit fault (1.8.11)
45.2.1.7.5 Receive fault (1.8.10)
45.2.1.8 PMD transmit disable register (Register 1.9) <\/td>\n<\/tr>\n
30<\/td>\n45.2.1.18 2.5G\/5G PMA\/PMD extended ability register (Register 1.21)
45.2.1.18.a 5GBASE-KR ability (1.21.3)
45.2.1.18.b 2.5GBASE-KX ability (1.21.2)
45.2.1.89 BASE-R PMD control register (Register 1.150) <\/td>\n<\/tr>\n
31<\/td>\n45.2.1.89.3 Transmitter equalizer disable (1.150.2)
45.2.1.97 1000BASE-KX\/2.5GBASE-KX control register (Register 1.160)
45.2.1.97.1 PMD transmit disable (1.160.0)
45.2.1.98 1000BASE-KX\/2.5GBASE-KX status register (Register 1.161) <\/td>\n<\/tr>\n
32<\/td>\n45.2.1.98.6 1000BASE-KX\/2.5GBASE-KX signal detect (1.161.0)
45.2.1.140 Test-pattern ability (Register 1.1500)
45.2.3 PCS registers
45.2.3.1 PCS control 1 register (Register 3.0)
45.2.3.1.2 Loopback (3.0.14) <\/td>\n<\/tr>\n
33<\/td>\n45.2.3.6 PCS control 2 register (Register 3.7)
45.2.3.8 PCS status 3 register (Register 3.9)
45.2.3.8.a 5GBASE-R capable (3.9.3)
45.2.3.8.b 2.5GBASE-X capable (3.9.2) <\/td>\n<\/tr>\n
34<\/td>\n45.2.3.11 EEE control and capability 2 register (Register 3.21)
45.2.3.11.a 5GBASE-KR EEE supported (3.21.8)
45.2.3.11.b 2.5GBASE-KX EEE supported (3.21.7)
45.2.3.15 BASE-R and MultiGBASE-T PCS status 1 register (Register 3.32)
45.2.3.15.1 BASE-R and MultiGBASE-T receive link status (3.32.12) <\/td>\n<\/tr>\n
35<\/td>\n45.2.3.15.4 BASE-R and MultiGBASE-T PCS high BER (3.32.1)
45.2.3.15.5 BASE-R and MultiGBASE-T PCS block lock (3.32.0)
45.2.3.16 BASE-R and MultiGBASE-T PCS status 2 register (Register 3.33)
45.2.3.16.1 Latched block lock (3.33.15)
45.2.3.16.2 Latched high BER (3.33.14)
45.2.3.16.3 BER(3.33.13:8) <\/td>\n<\/tr>\n
36<\/td>\n45.2.3.16.4 Errored blocks (3.33.7:0)
45.2.3.17 5\/10\/25GBASE-R PCS test pattern seed A (Registers 3.34 through 3.37)
45.2.3.18 5\/10\/25GBASE-R PCS test pattern seed B (Registers 3.38 through 3.41)
45.2.7 Auto-Negotiation registers
45.2.7.2 AN status (Register 7.1)
45.2.7.2.1 Parallel detection fault (7.1.9) <\/td>\n<\/tr>\n
37<\/td>\n45.2.7.12 Backplane Ethernet, BASE-R copper status (Register 7.48)
45.2.7.12.3 Negotiated Port Type (7.48.1, 7.48.2, 7.48.3, 7.48.5, 7.48.6, 7.48.8, 7.48.9, 7.48.10, 7.48.11, 7.48.12, 7.48.13, 7.48.14, 7.48.15)
45.2.7.15 EEE advertisement 2 (Register 7.62) <\/td>\n<\/tr>\n
38<\/td>\n45.2.7.15.a 5GBASE-KR EEE (7.62.3)
45.2.7.15.b 2.5GBASE-KX EEE (7.62.2)
45.2.7.16 EEE link partner ability 2 (Register 7.63) <\/td>\n<\/tr>\n
39<\/td>\n45.5 Protocol implementation conformance statement (PICS) proforma for Clause 45, Management Data Input\/Output (MDIO) interface
45.5.3 PICS proforma tables for the Management Data Input Output (MDIO) interface
45.5.3.2 PMA\/PMD MMD options
45.5.3.3 PMA\/PMD management functions
45.5.3.6 PCS options <\/td>\n<\/tr>\n
40<\/td>\n46. Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
46.3 XGMII functional specifications
46.3.3 Error and fault handling
46.3.3.3 Response to received invalid frame sequences <\/td>\n<\/tr>\n
41<\/td>\n69. Introduction to Ethernet operation over electrical backplanes
69.1 Overview
69.1.1 Scope
69.1.2 Relationship of Backplane Ethernet to the ISO OSI reference model <\/td>\n<\/tr>\n
42<\/td>\n69.2 Summary of Backplane Ethernet Sublayers
69.2.3 Physical Layer signaling systems <\/td>\n<\/tr>\n
43<\/td>\n69.3 Delay constraints
69.5 Protocol implementation conformance statement (PICS) proforma <\/td>\n<\/tr>\n
44<\/td>\n70. Physical Medium Dependent sublayer and baseband medium, type 1000BASE-KX
70.5 PMD MDIO function mapping <\/td>\n<\/tr>\n
45<\/td>\n73. Auto-Negotiation for backplane and copper cable assembly
73.2 Relationship to the ISO\/IEC Open Systems Interconnection (OSI) reference model
73.6 Link codeword encoding
73.6.4 Technology Ability Field <\/td>\n<\/tr>\n
46<\/td>\n73.7 Receive function requirements
73.7.4 Arbitration function requirements
73.7.4.1 Parallel Detection function
73.7.6 Priority Resolution function <\/td>\n<\/tr>\n
47<\/td>\n73.10 State diagrams and variable definitions
73.10.1 State diagram variables
73.10.2 State diagram timers <\/td>\n<\/tr>\n
48<\/td>\n73.11 Protocol implementation conformance statement (PICS) proforma for Clause 73, Auto-Negotiation for backplane and copper cable assembly
73.11.4 PICS proforma tables for Auto-Negotiation for backplane and copper cable assembly
73.11.4.4 Receive function requirements <\/td>\n<\/tr>\n
49<\/td>\n78. Energy-Efficient Ethernet (EEE)
78.1 Overview
78.1.1 LPI Signaling
78.1.4 PHY types optionally supporting EEE
78.2 LPI mode timing parameters description <\/td>\n<\/tr>\n
50<\/td>\n78.5 Communication link access latency <\/td>\n<\/tr>\n
51<\/td>\n125. Introduction to 2.5 Gb\/s and 5 Gb\/s networks
125.1 Overview
125.1.2 Relationship of 2.5 Gigabit and 5 Gigabit Ethernet to the ISO OSI reference model
125.1.3 Nomenclature <\/td>\n<\/tr>\n
52<\/td>\n125.1.4 Physical Layer signaling systems <\/td>\n<\/tr>\n
53<\/td>\n125.2 Summary of 2.5 Gigabit and 5 Gigabit Ethernet sublayers
125.2.2 Physical coding sublayer (PCS)
125.2.3 Physical Medium Attachment sublayer (PMA)
125.2.4 Auto-Negotiation, type BASE-T
125.2.4.1 Auto-Negotiation, type BASE-T <\/td>\n<\/tr>\n
54<\/td>\n125.2.4.2 Auto-Negotiation, type Backplane
125.3 Delay Constraints <\/td>\n<\/tr>\n
55<\/td>\n127. Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer for 2.5 Gb\/s 8B\/10B 2.5GBASE-X
127.1 Overview
127.1.1 Scope
127.1.2 Relationship of 2.5GBASE-X to other standards
127.1.3 Summary of 2.5GBASE-X sublayers
127.1.3.1 Physical Coding Sublayer (PCS)
127.1.3.2 Physical Medium Attachment (PMA) sublayer <\/td>\n<\/tr>\n
56<\/td>\n127.1.3.3 Physical Medium Attachment (PMA) service interface rates
127.1.4 Inter-sublayer interfaces <\/td>\n<\/tr>\n
57<\/td>\n127.1.5 Functional block diagram
127.2 Physical Coding Sublayer (PCS)
127.2.1 PCS Interface (XGMII) <\/td>\n<\/tr>\n
58<\/td>\n127.2.2 Functions within the PCS
127.2.3 PCS used with 2.5GBASE-KX PMD <\/td>\n<\/tr>\n
59<\/td>\n127.2.4 Use of code-groups
127.2.5 XGMII to 2.5GPII mapping
127.2.5.1 2.5 Gb\/s PCS Internal Interface (2.5GPII) <\/td>\n<\/tr>\n
60<\/td>\n127.2.5.2 Word Encode <\/td>\n<\/tr>\n
62<\/td>\n127.2.5.3 Word-to-Octets
127.2.5.4 Octets-to-Word <\/td>\n<\/tr>\n
63<\/td>\n127.2.5.5 Word Decode
127.2.6 8B\/10B transmission code
127.2.6.1 Notation conventions
127.2.6.2 Transmission order <\/td>\n<\/tr>\n
65<\/td>\n127.2.6.3 Generating code-groups and checking the validity of received code
127.2.6.4 Ordered sets <\/td>\n<\/tr>\n
66<\/td>\n127.2.6.5 Comma considerations
127.2.6.6 Sequence (\/Q\/)
127.2.6.7 Data (\/D\/)
127.2.6.8 IDLE (\/I\/)
127.2.6.9 Low Power Idle (\/LI\/)
127.2.6.10 Start_of_Packet delimiter (SPD) <\/td>\n<\/tr>\n
67<\/td>\n127.2.6.11 End_of_Packet delimiter (EPD)
127.2.6.12 Error_Propagation (\/V\/)
127.2.7 Detailed functions and state diagrams
127.2.7.1 State variables
127.2.7.1.1 Notation conventions
127.2.7.1.2 Constants <\/td>\n<\/tr>\n
68<\/td>\n127.2.7.1.3 Variables <\/td>\n<\/tr>\n
73<\/td>\n127.2.7.1.4 Functions <\/td>\n<\/tr>\n
74<\/td>\n127.2.7.1.5 Counters <\/td>\n<\/tr>\n
75<\/td>\n127.2.7.1.6 Messages <\/td>\n<\/tr>\n
76<\/td>\n127.2.7.1.7 Timers <\/td>\n<\/tr>\n
77<\/td>\n127.2.7.2 State diagrams
127.2.7.2.1 Word Encode and Word-to-Octets
127.2.7.2.2 Transmit <\/td>\n<\/tr>\n
81<\/td>\n127.2.7.2.3 Synchronization
127.2.7.2.4 Receive
127.2.7.2.5 Octets-to-Word and Decode <\/td>\n<\/tr>\n
87<\/td>\n127.2.7.2.6 LPI state diagram <\/td>\n<\/tr>\n
88<\/td>\n127.2.7.2.7 LPI status and management
127.3 Physical Medium Attachment (PMA) sublayer
127.3.1 Service Interface
127.3.1.1 PMA_UNITDATA.request
127.3.1.1.1 Semantics of the service primitive
127.3.1.1.2 When generated
127.3.1.1.3 Effect of receipt <\/td>\n<\/tr>\n
89<\/td>\n127.3.1.2 PMA_UNITDATA.indication
127.3.1.2.1 Semantics of the service primitive
127.3.1.2.2 When generated
127.3.1.2.3 Effect of receipt
127.3.2 Functions within the PMA
127.3.2.1 Data delay
127.3.2.2 PMA transmit function <\/td>\n<\/tr>\n
90<\/td>\n127.3.2.3 PMA receive function
127.3.2.4 Code-group alignment
127.3.3 Loopback mode
127.3.3.1 Receiver considerations
127.3.3.2 Transmitter considerations
127.3.4 Test functions <\/td>\n<\/tr>\n
91<\/td>\n127.3.4.1 PMA PRBS9 test pattern (optional)
127.4 Compatibility considerations
127.5 Delay constraints
127.6 Environmental specifications <\/td>\n<\/tr>\n
92<\/td>\n127.7 Protocol implementation conformance statement (PICS) proforma for Clause 127, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer for 2.5 Gb\/s 8B\/10B 2.5GBASE-X
127.7.1 Introduction
127.7.2 Identification
127.7.2.1 Implementation identification
127.7.2.2 Protocol summary <\/td>\n<\/tr>\n
93<\/td>\n127.7.3 Major capabilities\/options
127.7.4 PICS proforma tables for the PCS and PMA sublayer, type 2.5GBASE-X
127.7.4.1 PCS <\/td>\n<\/tr>\n
94<\/td>\n127.7.4.2 Code-group functions
127.7.4.3 EEE <\/td>\n<\/tr>\n
95<\/td>\n127.7.4.4 PMA functions
127.7.4.5 Compatibility considerations <\/td>\n<\/tr>\n
96<\/td>\n128. Physical Medium Dependent sublayer and baseband medium, type 2.5GBASE-KX
128.1 Overview
128.2 Physical Medium Dependent (PMD) service interface <\/td>\n<\/tr>\n
97<\/td>\n128.2.1 PMD_UNITDATA.request
128.2.1.1 Semantics of the service primitive
128.2.1.2 When generated
128.2.1.3 Effect of receipt
128.2.2 PMD_UNITDATA.indication
128.2.2.1 Semantics of the service primitive
128.2.2.2 When generated
128.2.2.3 Effect of receipt
128.2.3 PMD_SIGNAL.indication
128.2.3.1 Semantics of the service primitive <\/td>\n<\/tr>\n
98<\/td>\n128.2.3.2 When generated
128.2.3.3 Effect of receipt
128.2.4 PMD_RXQUIET.request
128.2.4.1 Semantics of the service primitive
128.2.4.2 When generated
128.2.4.3 Effect of receipt
128.2.5 PMD_TXQUIET.request
128.2.5.1 Semantics of the service primitive
128.2.5.2 When generated <\/td>\n<\/tr>\n
99<\/td>\n128.2.5.3 Effect of receipt
128.3 PCS requirements for Auto-Negotiation (AN) service interface
128.4 Delay constraints
128.5 PMD MDIO function mapping <\/td>\n<\/tr>\n
100<\/td>\n128.6 PMD functional specifications
128.6.1 Link block diagram <\/td>\n<\/tr>\n
101<\/td>\n128.6.2 PMD transmit function
128.6.3 PMD receive function
128.6.4 PMD signal detect function
128.6.5 PMD transmit disable function
128.6.6 Loopback mode <\/td>\n<\/tr>\n
102<\/td>\n128.6.7 PMD fault function
128.6.8 PMD transmit fault function
128.6.9 PMD receive fault function
128.6.10 PMD LPI function <\/td>\n<\/tr>\n
103<\/td>\n128.7 2.5GBASE-KX electrical characteristics
128.7.1 Transmitter characteristics
128.7.1.1 Test fixtures
128.7.1.2 Test fixture characteristics <\/td>\n<\/tr>\n
104<\/td>\n128.7.1.3 Signaling speed
128.7.1.4 Output amplitude <\/td>\n<\/tr>\n
105<\/td>\n128.7.1.5 Differential output return loss
128.7.1.6 Common-mode output return loss <\/td>\n<\/tr>\n
106<\/td>\n128.7.1.7 Transition time
128.7.1.8 Transmit jitter test requirements
128.7.1.9 Transmit jitter <\/td>\n<\/tr>\n
107<\/td>\n128.7.2 Receiver characteristics
128.7.2.1 Receiver interference tolerance
128.7.2.2 Signaling speed range
128.7.2.3 AC-coupling <\/td>\n<\/tr>\n
108<\/td>\n128.7.2.4 Input signal amplitude
128.7.2.5 Differential input return loss
128.8 Interconnect characteristics
128.9 Environmental specifications
128.9.1 General safety
128.9.2 Network safety
128.9.3 Installation and maintenance guidelines
128.9.4 Electromagnetic compatibility
128.9.5 Temperature and humidity <\/td>\n<\/tr>\n
109<\/td>\n128.10 Protocol implementation conformance statement (PICS) proforma for Clause 128, Physical Medium Dependent sublayer and baseband medium, type 2.5GBASE-KX
128.10.1 Introduction
128.10.2 Identification
128.10.2.1 Implementation identification
128.10.2.2 Protocol summary <\/td>\n<\/tr>\n
110<\/td>\n128.10.3 Major capabilities\/options
128.10.4 PICS proforma tables for Clause 128, Physical Medium Dependent (PMD) sublayer and baseband medium, type 2.5GBASE-KX.
128.10.4.1 PMD functional specifications <\/td>\n<\/tr>\n
111<\/td>\n128.10.4.2 Management functions <\/td>\n<\/tr>\n
112<\/td>\n128.10.4.3 Transmitter electrical characteristics <\/td>\n<\/tr>\n
113<\/td>\n128.10.4.4 Receiver electrical characteristics
128.10.4.5 Environmental and safety specifications <\/td>\n<\/tr>\n
114<\/td>\n129. Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer for 5 Gb\/s 64B\/66B, type 5GBASE-R
129.1 Overview
129.1.1 Scope
129.1.2 Relationship of 5GBASE-R to other standards <\/td>\n<\/tr>\n
115<\/td>\n129.1.3 Summary of 5GBASE-R sublayers
129.1.3.1 Physical Coding Sublayer (PCS)
129.1.3.2 Physical Medium Attachment (PMA) sublayer <\/td>\n<\/tr>\n
116<\/td>\n129.1.4 Inter-sublayer interfaces
129.2 Physical Coding Sublayer (PCS)
129.2.1 Functions within the PCS <\/td>\n<\/tr>\n
117<\/td>\n129.2.2 Notation conventions
129.2.3 Transmission order <\/td>\n<\/tr>\n
118<\/td>\n129.2.4 Low Power Idle <\/td>\n<\/tr>\n
119<\/td>\n129.2.5 PCS used with 5GBASE-KR PMD
129.3 Physical Medium Attachment (PMA) sublayer
129.3.1 Service Interface
129.3.2 Functions within the PMA <\/td>\n<\/tr>\n
120<\/td>\n129.3.2.1 PMA transmit function
129.3.2.2 PMA receive function
129.3.3 PMA loopback mode (optional)
129.4 Compatibility considerations
129.5 Delay constraints
129.6 Environmental specifications <\/td>\n<\/tr>\n
121<\/td>\n129.7 Protocol implementation conformance statement (PICS) proforma for Clause 129, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer for 5 Gb\/s 64B\/66B, type 5GBASE-R
129.7.1 Introduction
129.7.2 Identification
129.7.2.1 Implementation identification
129.7.2.2 Protocol summary <\/td>\n<\/tr>\n
122<\/td>\n129.7.3 Major capabilities\/options
129.7.4 PICS Proforma Tables for PCS, type 5GBASE-R
129.7.4.1 Coding rules
129.7.4.2 Scrambler and Descrambler <\/td>\n<\/tr>\n
123<\/td>\n129.7.5 Test-pattern modes
129.7.5.1 Bit order
129.7.6 Management <\/td>\n<\/tr>\n
124<\/td>\n129.7.6.1 State diagrams
129.7.6.2 Loopback
129.7.6.3 Delay Constraints
129.7.6.4 Auto-Negotiation for Backplane Ethernet functions <\/td>\n<\/tr>\n
125<\/td>\n129.7.6.5 LPI functions <\/td>\n<\/tr>\n
126<\/td>\n130. Physical Medium Dependent sublayer and baseband medium, type 5GBASE-KR
130.1 Overview
130.2 Physical Medium Dependent (PMD) service interface <\/td>\n<\/tr>\n
127<\/td>\n130.2.1 PMD_UNITDATA.request
130.2.1.1 Semantics of the service primitive
130.2.1.2 When generated
130.2.1.3 Effect of receipt
130.2.2 PMD_UNITDATA.indication
130.2.2.1 Semantics of the service primitive
130.2.2.2 When generated
130.2.2.3 Effect of receipt
130.2.3 PMD_SIGNAL.indication
130.2.3.1 Semantics of the service primitive <\/td>\n<\/tr>\n
128<\/td>\n130.2.3.2 When generated
130.2.3.3 Effect of receipt
130.2.4 PMD_RX_MODE.request
130.2.4.1 Semantics of the service primitive
130.2.4.2 When generated
130.2.4.3 Effect of receipt
130.2.5 PMD_TX_MODE.request
130.2.5.1 Semantics of the service primitive
130.2.5.2 When generated <\/td>\n<\/tr>\n
129<\/td>\n130.2.5.3 Effect of receipt
130.3 PCS requirements for Auto-Negotiation (AN) service interface
130.4 Delay constraints
130.5 PMD MDIO function mapping <\/td>\n<\/tr>\n
130<\/td>\n130.6 PMD functional specifications
130.6.1 Link block diagram
130.6.2 PMD transmit function
130.6.3 PMD receive function
130.6.4 PMD signal detect function <\/td>\n<\/tr>\n
131<\/td>\n130.6.5 PMD transmit disable function
130.6.6 Loopback mode <\/td>\n<\/tr>\n
132<\/td>\n130.6.7 PMD_fault function
130.6.8 PMD transmit fault function
130.6.9 PMD receive fault function
130.6.10 PMD LPI function <\/td>\n<\/tr>\n
133<\/td>\n130.7 5GBASE-KR electrical characteristics
130.7.1 Transmitter characteristics
130.7.1.1 Test fixture <\/td>\n<\/tr>\n
134<\/td>\n130.7.1.2 Test fixture characteristics
130.7.1.3 Signaling speed
130.7.1.4 Output amplitude <\/td>\n<\/tr>\n
135<\/td>\n130.7.1.5 Differential output return loss <\/td>\n<\/tr>\n
136<\/td>\n130.7.1.6 Common-mode output return loss
130.7.1.7 Transition time
130.7.1.8 Transmit jitter test requirements <\/td>\n<\/tr>\n
137<\/td>\n130.7.1.9 Transmit jitter
130.7.1.10 Transmitter output waveform <\/td>\n<\/tr>\n
138<\/td>\n130.7.2 Receiver characteristics <\/td>\n<\/tr>\n
139<\/td>\n130.7.2.1 Receiver interference tolerance
130.7.2.2 Signaling speed range
130.7.2.3 AC-coupling
130.7.2.4 Input signal amplitude
130.7.2.5 Differential input return loss <\/td>\n<\/tr>\n
140<\/td>\n130.8 Interconnect characteristics
130.9 Environmental specifications
130.9.1 General safety
130.9.2 Network safety
130.9.3 Installation and maintenance guidelines
130.9.4 Electromagnetic compatibility
130.9.5 Temperature and humidity <\/td>\n<\/tr>\n
141<\/td>\n130.10 Protocol implementation conformance statement (PICS) proforma for Clause 130, Physical Medium Dependent (PMD) sublayer and baseband medium, type 5GBASE-KR
130.10.1 Introduction
130.10.2 Identification
130.10.2.1 Implementation identification
130.10.2.2 Protocol summary <\/td>\n<\/tr>\n
142<\/td>\n130.10.3 Major capabilities\/options
130.10.4 PICS proforma tables for Clause 130, Physical Medium Dependent (PMD) sublayer and baseband medium, type 5GBASE-KR
130.10.4.1 PCS requirements for AN service interface <\/td>\n<\/tr>\n
143<\/td>\n130.10.4.2 PMD functional specifications <\/td>\n<\/tr>\n
144<\/td>\n130.10.4.3 Management functions
130.10.4.4 PMD Transmitter electrical characteristics <\/td>\n<\/tr>\n
145<\/td>\n130.10.4.5 Receiver electrical characteristics
130.10.4.6 Environmental specifications <\/td>\n<\/tr>\n
146<\/td>\nAnnex 31B (normative) MAC Control PAUSE operation
31B.3 Detailed specification of PAUSE operation
31B.3.7 Timing considerations for PAUSE operation <\/td>\n<\/tr>\n
147<\/td>\n31B.4 Protocol implementation conformance statement (PICS) proforma for MAC Control PAUSE operation
31B.4.3 Major capabilities\/options
31B.4.6 PAUSE command MAC timing considerations <\/td>\n<\/tr>\n
148<\/td>\nAnnex 69A (normative) Interference tolerance testing
69A.1 Introduction
69A.2 Test setup
69A.2.1 Pattern generator <\/td>\n<\/tr>\n
149<\/td>\n69A.2.2 Test channel
69A.2.4 Transmitter control
69A.3 Test methodology <\/td>\n<\/tr>\n
150<\/td>\nAnnex 69B (informative) Interconnect characteristics
69B.4 Channel parameters
69B.4.1 Overview
69B.4.2 Fitted attenuation <\/td>\n<\/tr>\n
152<\/td>\n69B.4.3 Insertion loss <\/td>\n<\/tr>\n
154<\/td>\n69B.4.4 Insertion loss deviation <\/td>\n<\/tr>\n
156<\/td>\n69B.4.5 Return loss <\/td>\n<\/tr>\n
157<\/td>\n69B.4.6 Crosstalk
69B.4.6.4 Insertion loss to crosstalk ratio (ICR) <\/td>\n<\/tr>\n
159<\/td>\nAnnex 127A (informative) Compatibility of 2.5GBASE-X PCS\/PMA with 1000BASE-X PCS\/PMA running 2.5 times faster <\/td>\n<\/tr>\n
160<\/td>\nAnnex 128A (normative) 2.5 Gb\/s Storage Enclosure Interface (2.5GSEI)
128A.1 Overview <\/td>\n<\/tr>\n
162<\/td>\n128A.1.1 Bit error ratio
128A.2 2.5GSEI compliance point definitions <\/td>\n<\/tr>\n
165<\/td>\n128A.3 2.5GSEI electrical characteristics
128A.3.1 2.5GSEI host output characteristics
128A.3.1.1 Signaling rate and range <\/td>\n<\/tr>\n
166<\/td>\n128A.3.1.2 Signaling levels
128A.3.1.3 Output return loss <\/td>\n<\/tr>\n
167<\/td>\n128A.3.1.4 Transmit jitter test requirements
128A.3.1.5 Transmit jitter
128A.3.1.6 Transmitter output noise and distortion <\/td>\n<\/tr>\n
168<\/td>\n128A.3.2 2.5GSEI host input characteristics
128A.3.2.1 Input differential return loss
128A.3.2.2 Receiver interference tolerance <\/td>\n<\/tr>\n
170<\/td>\n128A.3.2.3 Receiver jitter tolerance <\/td>\n<\/tr>\n
171<\/td>\n128A.3.3 2.5GSEI drive output characteristics <\/td>\n<\/tr>\n
172<\/td>\n128A.3.4 2.5GSEI drive input characteristics
128A.3.4.1 Input differential return loss
128A.3.4.2 Receiver interference tolerance <\/td>\n<\/tr>\n
173<\/td>\n128A.3.4.3 Receiver jitter tolerance <\/td>\n<\/tr>\n
175<\/td>\n128A.4 Protocol implementation conformance statement (PICS) proforma for Annex 128A, 2.5 Gb\/s Storage Enclosure Interface (2.5GSEI)
128A.4.1 Introduction
128A.4.2 Identification
128A.4.2.1 Implementation identification
128A.4.2.2 Protocol summary <\/td>\n<\/tr>\n
176<\/td>\n128A.4.3 Major capabilities\/options
128A.4.4 PICS proforma tables for 2.5 Gb\/s Storage Enclosure Interface (2.5GSEI)
128A.4.4.1 Host output functions
128A.4.4.2 Host input functions <\/td>\n<\/tr>\n
177<\/td>\n128A.4.4.3 Drive output functions
128A.4.4.4 Drive input functions <\/td>\n<\/tr>\n
178<\/td>\nAnnex 128B (normative) Test fixtures for 2.5 Gb\/s and 5 Gb\/s Storage Enclosure Interfaces
128B.1 Host and drive compliance boards
128B.1.1 Test fixture return loss
128B.1.2 Test fixture insertion loss <\/td>\n<\/tr>\n
179<\/td>\n128B.2 Mated test fixtures <\/td>\n<\/tr>\n
180<\/td>\n128B.2.1 Mated test fixtures insertion loss
128B.2.2 Mated test fixtures return loss <\/td>\n<\/tr>\n
181<\/td>\n128B.2.3 Mated test fixtures integrated crosstalk noise
128B.2.3.1 Mated test fixture near-end crosstalk (NEXT) loss <\/td>\n<\/tr>\n
183<\/td>\n128B.3 Protocol implementation conformance statement (PICS) proforma for Annex 128B, Test fixtures for 2.5 Gb\/s and 5 Gb\/s Storage Enclosure Interfaces
128B.3.1 Introduction
128B.3.2 Identification
128B.3.2.1 Implementation identification
128B.3.2.2 Protocol summary <\/td>\n<\/tr>\n
184<\/td>\n128B.3.3 Major capabilities\/options
128B.3.4 PICS proforma tables for test fixtures
128B.3.4.1 Management functions <\/td>\n<\/tr>\n
185<\/td>\nAnnex 130A (normative) 5 Gb\/s Storage Enclosure Interface (5GSEI)
130A.1 Overview <\/td>\n<\/tr>\n
187<\/td>\n130A.1.1 Bit error ratio
130A.2 5GSEI compliance point definitions <\/td>\n<\/tr>\n
190<\/td>\n130A.3 5GSEI electrical characteristics
130A.3.1 5GSEI host output characteristics
130A.3.1.1 Signaling rate and range <\/td>\n<\/tr>\n
191<\/td>\n130A.3.1.2 Signaling levels
130A.3.1.3 Output return loss <\/td>\n<\/tr>\n
192<\/td>\n130A.3.1.4 Transmitter output waveform
130A.3.1.4.1 Linear fit to the measured waveform
130A.3.1.4.2 Steady-state voltage and linear fit pulse peak
130A.3.1.4.3 Pre-cursor coefficient <\/td>\n<\/tr>\n
193<\/td>\n130A.3.1.5 Transmit jitter test requirements
130A.3.1.6 Transmit jitter
130A.3.1.7 Transmitter output noise and distortion <\/td>\n<\/tr>\n
194<\/td>\n130A.3.2 5GSEI host input characteristics
130A.3.2.1 Input differential return loss
130A.3.2.2 Receiver interference tolerance <\/td>\n<\/tr>\n
196<\/td>\n130A.3.2.3 Receiver jitter tolerance <\/td>\n<\/tr>\n
197<\/td>\n130A.3.3 5GSEI drive output characteristics <\/td>\n<\/tr>\n
198<\/td>\n130A.3.3.1 Linear fit to the measured waveform
130A.3.3.2 Steady-state voltage and linear fit pulse peak
130A.3.3.3 Precursor coefficient
130A.3.3.4 Transmitter output noise and distortion <\/td>\n<\/tr>\n
199<\/td>\n130A.3.4 5GSEI drive input characteristics
130A.3.4.1 Input differential return loss
130A.3.4.2 Receiver interference tolerance <\/td>\n<\/tr>\n
201<\/td>\n130A.3.4.3 Receiver jitter tolerance <\/td>\n<\/tr>\n
203<\/td>\n130A.4 Protocol implementation conformance statement (PICS) proforma for Annex 130A, 5 Gb\/s Storage Enclosure Interface (5GSEI)
130A.4.1 Introduction
130A.4.2 Identification
130A.4.2.1 Implementation identification
130A.4.2.2 Protocol summary <\/td>\n<\/tr>\n
204<\/td>\n130A.4.3 Major capabilities\/options
130A.4.4 PICS proforma tables for 5 Gb\/s Storage Enclosure Interface (5GSEI)
130A.4.4.1 Host output functions
130A.4.4.2 Host input functions <\/td>\n<\/tr>\n
205<\/td>\n130A.4.4.3 Drive output functions
130A.4.4.4 Drive input functions <\/td>\n<\/tr>\n
206<\/td>\nBack cover <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

IEEE Standard for Ethernet – Amendment 1:Physical Layer Specifications and Management Parameters for 2.5 Gb\/s and 5 Gb\/s Operation over Backplane<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n2019<\/td>\n206<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":211870,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-211867","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/211867","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/211870"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=211867"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=211867"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=211867"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}